Logic Synthesis for Low Power VLSI Designs formatIsbn:Softcover - 9781461374909 Beispielklassen67

Beispielklassen67

Die Texte geben Raum zum Nachdenken und Platz

Bachelorarbeit aus dem Jahr 2009 im Fachbereich BWL - Allgemeines

1Ethernet12

Logic Synthesis for Low Power VLSI Designs formatIsbn:Softcover - 9781461374909 Beispielklassen67Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology dependent logic